View LC876980B_393548.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

w
a D . LC876980B w w Single Chip Microcontroller incorporating 80KB ROM and 2048 byte RAM on chip 8-bit
LC876972B LC876964B
Overview
8-bit Single Chip Microcontroller incorporating 72KB ROM and 2048 byte RAM on chip
Under-Development
aS t
ee h
4U t
om .c
CMOS IC
LC876980B/72B/64B 8-Bit Single Chip Microcontroller
8-bit Single Chip Microcontroller incorporating 64KB ROM and 2048 byte RAM on chip
The LC876980B/72B/64B are 8 bit single chip microcomputers with the following on-chip functional blocks: - CPU: operable at a minimum bus cycle time of 100ns - On-chip ROM Maximum Capacity: LC876980B 80K bytes LC876972B 72K bytes LC876964B 64K bytes - On-chip RAM: 2048 bytes - VFD automatic display controller / driver - 16-bit timer / counter (can be divided into two 8-bit timers) - 16-bit timer / counter (can be divided into two 8-bit timers / two 8-bit PWM channels) - Four 8-bit timers with prescaler - Timer for use as date / time clock - High-speed clock counter - System clock divider function - Synchronous serial I/O port (with automatic block transmit / receive function) - Asynchronous / synchronous serial I/O port - Two 12-bit PWM channels - 14-channel x 8-bit AD converter - Weak signal detector - 22-source 10-vectored interrupt system All of the above functions are fabricated on a single chip.
w
w
w
t a .D
S a
e h
U t4 e
.c
m o
Ver:1.04 S0204
September02, 2004 SYSTEM-BIZ Div.
w
w
w
.D
a
aS t
ee h
4U t
om .c
T.Kawata 1/27
LC876980B/72B/64B
Features
(1) Read-Only Memory (ROM): LC876980B LC876972B LC876964B 81920 x 8bits 73728 x 8bits 65536 x 8bits (LC876980B/72B/64B)
(2) Random Access Memory (RAM): 2048 x 9 bits
(3) Minimum Bus Cycle Time: 100ns (10MHz) VDD=3.05.5[V] 250ns (4MHz) VDD=2.53.0[V] Note: The bus cycle time indicates ROM read time. (4) Minimum Instruction Cycle Time(tCYC): 300ns (10MHz) 750ns (4MHz) VDD=3.05.5[V] VDD=2.53.0[V]
(5) Ports - Input/output ports Data direction programmable for each bit individually : Oscillator - 14V withstand input/output ports Data direction programmable in nibble units : (When N-channel open drain output is selected, data can Data direction programmable for each bit individually : - Input ports (Oscillator) : - VFD output ports Large current outputs for digits : Large current outputs for digits / segments : digit / segment outputs : segment outputs : Other functions Input/output ports : Input ports : - Oscillator pins : - Reset pin : - Power supply : - VFD power supply :
24 (P1n, P70 to P73, P8n, P36, P37, PWM2, PWM3) 1 (XT2) 8 (P0n) be input in bit units.) 4 (P32 to P35) 1 (XT1) 9 (S0 / T0 to S8 / T8) 7 (S9 / T9 to S15 / T15) 8 (S16 to S23) 28 (S24 to S51) 12 (PFn, PG0 to PG3) 24 (PCn, PDn, PEn) 2 (CF1, CF2) 1 (RES#) 6 (VSS1 to VSS2, VDD1 to VDD4) 1 (VP)
(6) VFD automatic display controller - Programmable segment/digit output pattern Output can be switched between digit/segment waveform output (pins 9 to 24 can be used for output of digit waveforms). Parallel-drive available for large current VFD. - 16-step dimmer function available (7) Weak signal detection (MIC signals etc) - Counts pulses with width greater than a preset value - 2 bit counter
2/27
LC876980B/72B/64B (8) Timers - Timer 0: 16-bit timer / counter with capture register Mode 0: 2 channel 8-bit timer with programmable 8-bit prescaler and 8-bit capture register Mode 1: 8-bit timer with 8-bit programmable prescaler and 8-bit capture register + 8-bit Counter with 8-bit capture register Mode 2: 16-bit timer with 8-bit programmable prescaler and 16-bit capture register Mode 3: 16-bit counter with 16-bit capture register - Timer 1: PWM / 16-bit timer / counter with toggle output Mode 0: 8-bit timer with 8-bit prescaler (and toggle output) + 8-bit timer / counter with 8-bit prescaler (and toggle output) Mode 1: 2 channel 8-bit PWM with 8-bit prescaler Mode 2: 16-bit timer / counter with 8-bit prescaler (and toggle output) (Toggle output also possible using the lower order 8 bits) Mode 3: 16-bit timer with 8-bit prescaler (and toggle output) (The lower order 8-bit can be used as PWM output) Timer Timer Timer Timer 4: 5: 6: 7: 8-bit 8-bit 8-bit 8-bit timer timer timer timer with with with with 6 bit prescaler 6 bit prescaler 6-bit prescaler (and toggle output) 6-bit prescaler (and toggle output)
- Base Timer 1) The clock signal can be selected from any of the following. Sub-clock (32.768kHz crystal oscillator), system clock, and prescaler output from timer 0 2) Interrupts can be selected to occur at one of five different times. (9) High speed clock counter 1) Capable of counting maximum: 20MHz clock (Using main clock 10MHz) 2) Real time output (10) Serial-interface - SIO 0: 8-bit synchronous serial Interface 1) LSB first / MSB first function available 2) Internal 8-bit baud-rate generator (maximum transmit clock period 4/3 Tcyc) 3) Consecutive automatic data communication (1256 bits (communication available for each bit) (stop and reopening available for each byte)) - SIO 1: 8-bit asynchronous / synchronous serial interface Mode 0: Synchronous 8-bit serial IO (2-wire or 3-wire, transmit clock 2512 Tcyc) Mode 1: Asynchronous serial IO (half duplex, 8 data bits, 1 stop bit, baud rate 82048 Tcyc) Mode 2: Bus mode 1 (start bit, 8 data bits, transmit clock 2512 Tcyc) Mode 3: Bus mode 2 (start detection, 8 data bits, stop detection) (11) AD converter: 8 bits x 14 channels - Analog reference voltage can selected from VDD1 or VDD2 (12) PWM - Two channels of 12-bit periodic variable PWM (13) Remote control receiver circuit (connected to P73/INT3/T0IN terminal) - Noise rejection function (noise rejection filter time constant can selected from 1 / 32 / 128 Tcyc)
3/27
LC876980B/72B/64B (14) Watchdog timer - The watching timer period is set using an external RC. - Watchdog timer can produce interrupt, system reset. (15) Interrupts: 22-source, 10-vectored interrupts 1) Three priority multiple interrupts (low, high and highest) are supported. During interrupt handling, an equal or lower priority interrupt request is refused. 2) If interrupt requests to two or more vector addresses occur at once, the higher priority interrupt takes precedence. In the case of equal priority levels, the vector with the lowest address takes precedence. No. Vector Selectable Level Interrupt signal 1 00003H X or L INT0 2 0000BH X or L INT1 3 00013H H or L INT2/T0L/INT4 4 0001BH H or L INT3/Base timer/INT5 5 00023H H or L T0H 6 0002BH H or L T1L/T1H 7 00033H H or L SIO0 8 0003BH H or L SIO1 9 00043H H or L ADC/MIC/T6/T7 10 0004BH H or L VFD/Port0/T4/T5/PWM2, 3 Priority Level: X>H>L For equal priority levels, vector with lowest address takes precedence. (16) Subroutine stack levels: 1024 levels max. (Stack is located in RAM.) (17) Multiplication and division - 16 bit x 8 bit (executed in 5 cycles) - 24 bit x 16 bit (12 cycles) - 16 bit / 8 bit (8 cycles) - 24 bit / 16 bit (12 cycles) (18) Oscillation circuits - On-chip RC oscillation circuit for system clock use. - On-chip CF oscillation circuit for system clock use. (Rf built in) - On-chip Crystal oscillation circuit low speed system clock use. (Rd, Rf external) (19) System clock divider function - Able to reduce current consumption Available minimum instruction cycle time: 300ns, 600ns, 1.2s, 2.4s, 4.8s, 9.6s, 19.2s, 38.4s, 76.8s. (Using 10MHz main clock) (20) Clock output function 1) Able to output selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 as system clock. 2) Able to output oscillation clock of sub clock.
4/27
LC876980B/72B/64B (21) Standby function - HALT mode HALT mode is used to reduce power consumption. Program execution is stopped. Peripheral circuits still operate but VFD display and some serial transfer operations stop. 1) Oscillation circuits are not stopped automatically. 2) Release occurs on system reset or by interrupt. - HOLD mode HOLD mode is used to reduce power consumption. Both program execution and peripheral circuits are stopped. 1) CF, RC and crystal oscillation circuits stop automatically. 2) Release occurs on any of the following conditions. (1) input to the reset pin goes "Low" (2) a specified level is input to at least one of INT0, INT1, INT2, INT4, INT5 (3) an interrupt condition arises at port 0 - X'tal HOLD mode X'tal HOLD mode is used to reduce power consumption. Program execution is stopped. All peripheral circuits except the base-timer are stopped. 1) CF and RC oscillation circuits stop automatically. 2) Crystal oscillator is maintained in its state at HOLD mode inception. 3) Release occurs on any of the following conditions. (1) input to the reset pin goes "Low" (2) a specified level is input to at least one of INT0, INT1, INT2, INT4, INT5 (3) an interrupt condition arises at port 0 (4) an interrupt condition arises at the base-timer (22) Factory shipment - Delivery form (23) Development tools - Evaluation chip - Emulator
: QIP100E (LEAD FREE PRODUCT)
: LC87EV690 : EVA62S + ECB876600D + SUB876900 + POD100QFP : ICE-B877300 + SUB876900 + POD100QFP - Flash ROM adapter : W87FQ100
(24) Same package and pin assignment as Flash ROM version. 1) LC876900 series options can be set using flash ROM data(But Pull-down resistor isn't On-chip S32S47). Thus testing and evaluation of mass production boards is possible. 2) The flash version has the ability to emulate the RAM and ROM capacity of the mask ROM version.
5/27
Pin Assignment
S48/PG0 S49/PG1 S50/PG2 S51/PG3 P00 P01 P02 P03 VSS2 VDD2 P04 P05/CKO P06/T6O P07/T7O P10/SO0 P11/SI0/SB0 P12/SCK0 P13/SO1 P14/SI1/SB1 P15/SCK1 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100
LC876980B/72B/64B
P16/T1PWML P17/T1PWMH/BUZ PWM2/INT4/T1IN PWM3/INT4/T1IN P32/INT4/T1IN P33/INT4/T1IN P34/INT5/T1IN P35/INT5/T1IN P36/INT5/T1IN/AN12 P37/INT5/T1IN/AN13 RES XT1/AN10 XT2/AN11 VSS1 CF1 CF2 VDD1 P80/AN0 P81/AN1 P82/AN2 P83/AN3 P84/AN4 P85/AN5 P86/AN6 P87/AN7/MICIN P70/INT0/T0LCP/AN8 P71/INT1/T0HCP/AN9 P72/INT2/T0IN/NKIN P73/INT3/T0IN S0/T0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 S19/PC3 S18/PC2 S17/PC1 S16/PC0 VDD3 S15/T15 S14/T14 S13/T13 S12/T12 S11/T11 S10/T10 S9/T9 S8/T8 S7/T7 S6/T6 S5/T5 S4/T4 S3/T3 S2/T2 S1/T1
S47/PF7 S46/PF6 S45/PF5 S44/PF4 S43/PF3 S42/PF2 S41/PF1 S40/PF0 VDD4 S39/PE7 S38/PE6 S37/PE5 S36/PE4 S35/PE3 S34/PE2 S33/PE1 S32/PE0 S31/PD7 S30/PD6 S29/PD5 S28/PD4 S27/PD3 S26/PD2 S25/PD1 S24/PD0 S23/PC7 S22/PC6 S21/PC5 S20/PC4 VP
SANYO: QIP100E (LEAD FREE PRODUCT)
6/27
LC876980B/72B/64B
System Block Diagram
Interrupt Control
IR
PLA
Stand-by Control
Flash ROM
CF RC X'tal Clock Generator
PC
SIO0
Bus Interface
ACC
SIO1
Port 0
B Register
PWM2, 3
Port 1
C Register
Timer 0
(High speed clock counter)
Port 3 ALU
Timer 1
Port 7
Base Timer
Port 8
PSW
VFD Controller
ADC
RAR
INT 0 - 5 Noise Rejection
Weak Signal Detector
RAM
Timer 4
Timer 6
Stack Pointer
Timer 5
Timer 7
Watch Dog Timer
7/27
LC876980B/72B/64B
Pin Assignment
Pin name VSS1 VSS2 VDD1 VDD2 VDD3 VDD4 VP PORT0 P00 to P07 I/O * Power supply (-) * Power supply (+) Function Option No No
I/O
* VFD Power supply (-) * * * * * * * 8bit input/output port Data direction programmable in nibble units Use of pull-up resistor can be specified in nibble units Input for HOLD release Input for port 0 interrupt 14V withstand at N-channel open drain output Other functions P05: clock output (system clock / can selected from sub clock) P06: timer 6 toggle output P07: timer 7 toggle output 8bit input/output port Data direction programmable for each bit Use of pull-up resistor can be specified for each bit Other pin functions P10: SIO0 data output P11: SIO0 data input / bus input / output P12: SIO0 clock input / output P13: SIO1 data output P14: SIO1 data input / bus input / output P15: SIO1 clock input / output P16: Timer 1 PWML output P17: Timer 1 PWMH output / Buzzer output
No Yes
PORT1 P10 to P17
I/O
* * * *
Yes
PORT3 P32 to P37
I/O
* 6bit input/output port * Data direction can be specified for each bit * Use of pull-up resistor can be specified for each bit * 14V withstand at P32 to P35 N-channel open drain output * Other functions: P32, P33: INT4 input / HOLD release input / Timer 1 event input / Timer 0L capture input / Timer 0H capture input P34 to P37: INT5 input / HOLD release input / Timer 1 event input / Timer 0L capture input / Timer 0H capture input AD input port: AN12(P36), AN13(P37) The following types of interrupt detection are possible: Rising INT4 INT5 Yes Yes Falling Yes Yes Rising/ Falling Yes Yes H level No No L level No No
P32 to P35 : Yes P36, P37 : No
8/27
LC876980B/72B/64B
Pin name PORT7 P70 to P73 I/O I/O Function * 4bit input/output port * Data direction can be specified for each bit * Use of pull-up resistor can be specified for each bit * Other functions P70: INT0 input / HOLD release input / Timer0L capture input / Output for watchdog timer P71: INT1 input / HOLD release input / Timer0H capture input P72: INT2 input / HOLD release input / Timer 0 event input / Timer0L capture input / High speed clock counter input P73: INT3 input(noise rejection filter attached input) / Timer 0 event input / Timer 0H capture input AD input port: AN8(P70), AN9(P71) The following types of interrupt detection are possible: Rising INT0 INT1 INT2 INT3 PORT8 P80 to P87 I/O Yes Yes Yes Yes Falling Yes Yes Yes Yes Rising/ Falling No No Yes Yes H level Yes Yes No No L level Yes Yes No No No Option No
* 8bit input/output port * Input/output can be specified in a bit unit * Other functions: AD input port: AN0 to AN7 Weak signal detector input port: MICIN(P87) * PWM2 output port, general input/output port * Other functions PWM2:INT4 input / HOLD release input / Timer 1 event input / Timer0L capture input / Timer0H capture input The following types of interrupt detection are possible: Rising/ Rising Falling H level L level Falling INT4 Yes Yes Yes No No * PWM3 output port, general input/output port * Other functions PWM3:INT4 input / HOLD release input / Timer 1 event input / Timer0L capture input / Timer0H capture input The following types of interrupt detection are possible: Rising/ Rising Falling H level L level Falling INT4 Yes Yes Yes No No * Large current output for VFD display controller digit (can be used for segment) * Large current output for VFD display controller segment/digit * Output for VFD display controller segment/digit * Other functions: High voltage input port: PC0 to PC7 * Output for VFD display controller segment * Other functions: High voltage input port: PD0 to PD7
PWM2
I/O
No
PWM3
I/O
No
S0/T0 to S8/T8 S9/T9 to S15/T15 S16 to S23
O O I/O
No No No
S24 to S31
I/O
No
9/27
LC876980B/72B/64B
Pin name S32 to S39 I/O I/O Function * Output for VFD display controller segment * Other functions High voltage input port: PE0 to PE7 * Output for VFD display controller segment * Other functions: High voltage input/output port: PF0 to PF7 * Output for VFD display controller segment * Other functions: High voltage input/output port: PG0 to PG3 Reset terminal * Input for 32.768kHz crystal oscillation * Other functions: General purpose input port When not in use, connect to VDD1. AD input port: AN10 * Output for 32.768kHz crystal oscillation * Other functions: General purpose input/output port When not in use, set to oscillation mode and leave open circuit. AD input port: AN11 Input terminal for ceramic oscillator Output terminal for ceramic oscillator Option Yes (Flash ROM Version : No) Yes (Flash ROM Version : No) No
S40 to S47
I/O
S48 to S51
I/O
RES
I I
No No
XT1
XT2
I/O
No
CF1 CF2
I O
No No
10/27
LC876980B/72B/64B
Port Output Configuration
Output configuration and pull-up/pull-down resistor options are shown in the following table. Input/output is possible even when port is set to output mode.
Terminal P00 to P07 Option applies to: each bit Options 1 2 P10 to P17 each bit 1 2 1 2 None None None None None None 1 2 None None Output Format CMOS 14V Nch-open drain CMOS Nch-open drain CMOS 14V Nch-open drain CMOS Nch-open drain CMOS Nch-open drain CMOS High voltage Pch-open drain High voltage Pch-open drain High voltage Pch-open drain High voltage Pch-open drain Input only Output for 32.768kHz crystal Oscillation (Nch-open drain when selecting general purpose output port) Pull-up resistor Programmable (Note 1) None Programmable Programmable Programmable None Programmable Programmable Programmable None None None Pull-down resistor Fixed Fixed None None -
P32 to P35 P36, P37 P70 P71 to P73 P80 to P87 PWM2, PWM3 S0/T0 to S15/T15 S16 to S31 S32 to S47 (Note 2) S48 to S51 XT1
each bit each bit -
XT2
-
None
None
-
Note 1: Programmable pull-up resisters of Port 0 can be attached in nibble units (P00P03, P04P07). Note 2: Pull-down resistor can be On-chip for each bit by only Mask ROM product about S32 to S47. LC87F6980B isn't On-chip Pull-down resistor.
11/27
LC876980B/72B/64B
* Note 1: Connect as follows to reduce noise on VDD and increase the back-up time. VSS1, and VSS2 must be connected together and grounded.
LSI VDD1 Power Supply VDD3 VDD4 VSS1 VFD Powers VSS2 Back-up capacitors
VDD2
* Note 2: The power supply for the internal memory is VDD1 but it uses the VDD2 as the power supply for ports. When the VDD2 is not backed up, the port level does not become "H" even if the port latch is in the "H" level. Therefore, when the VDD2 is not backed up and the port latch is "H" level, the port level is unstable in the HOLD mode, and the back up time becomes shorter because the through current runs from VDD to GND in the input buffer. If VDD2 is not backed up, output "L" by the program or pull the port to "L" by the external circuit in the HOLD mode so that the port level becomes "L" level and unnecessary current consumption is prevented.
12/27
LC876980B/72B/64B
1. Absolute maximum ratings / Ta=25C and VSS1=VSS2=0V
Parameter Supply voltage Input voltage Output voltage Input/Output voltage Symbol Pins Conditions VDD1=VDD2= VDD3=VDD4 Limits
VDD[V]
min. -0.3 -0.3 VDD-45 VDD-45 -0.3
typ.
max. +6.5 VDD+0.3 VDD+0.3 VDD+0.3 VDD+0.3
unit V
VDDMAX VDD1, VDD2, VDD3, VDD4 VI(1) VI(2) VO(1) VIO(1) XT1, CF1, RES VP S0/T0 to S15/T15 *Port 0, 3: CMOS output option *Port 1, 7, 8 *PWM2, PWM3 *XT2 Port 0, 3 open drain S16 to S51 *Port 0, 1, 3 *PWM2, PWM3 Port 71, 72, 73 S0/T0 to S15/T15 S16 to S51
VIO(2) VIO(3) High Peak IOPH(1) level output output current current IOPH(2) IOPH(3) IOPH(4)
-0.3 VDD-45 *CMOS output selected *Current at each pin Current at each pin Current at each pin Current at each pin Total of all pins Total of all pins -10
14 VDD+0.3 mA
-3 -30 -15 -30 -30
IOAH(1) Port 00,01,02,03 Total output IOAH(2) *Port 04,05,06,07 current *Port 1, 3 *PWM2, PWM3 IOAH(3) Port 71, 72, 73 IOAH(4) S0/T0 to S15/T15 IOAH(5) S16 to S27 IOAH(6) S28 to S39 IOAH(7) S40 to S51 Low Peak IOPL(1) level output IOPL(2) output current IOPL(3) current Port 0, 1, 3 PWM2, PWM3 *Port 7, 8 *XT2
Total of all pins Total of all pins Total of all pins Total of all pins Total of all pins Current at each pin Current at each pin Current at each pin Total of all pins Total of all pins
-5 -65 -60 -60 -60 20 10 5 50 50
IOAL(1) Port 00, 01, 02, 03 Total output IOAL(2) *Port 04, 05, 06, 07 current *Port 1, 3 *PWM2, PWM3 IOAL(3) *Port 7, 8 *XT2 Maximum power dissipation Operating temperature range Storage temperature range Pdmax QIP100E
Total of all pins Ta = -30 to +70C
20 502 mW
Topr
-30
70
C
Tstg
-55
125
13/27
LC876980B/72B/64B
2. Recommended operating range / Ta=-30C to +70C, VSS1=VSS2=0V
Parameter Operating supply voltage range (Note 1) Symbol VDD(1) VDD(2) Pins VDD1=VDD2=VDD3 =VDD4 Conditions 0.294s Tcyc 200s 0.735s Tcyc 200s VDD1 RAM and the register data are kept in HOLD mode. Limits VDD[V] min. 3.0 2.5 typ. max. 5.5 5.5 unit V
Hold voltage VHD
2.0
5.5
Pull-down supply voltage Input high voltage
VP
VP
-35
VDD
VIH(1)
*Port 0, 3: CMOS output option *Port 8 Port 0, 3: N-ch open drain output *Port 1 *PWM2, PWM3 *Port 71, 72, 73 *P70 port input / interrupt S16 to S51 Port 87 Weak signal input Port 70 Watchdog timer XT1, XT2, CF1, RES *Port 0, 3 *Port 8 *Port 1 *PWM2, PWM3 *Port 71, 72, 73 *P70 port input / interrupt S16 to S51 Port 87 weak signal input Port 70 Watchdog timer XT1, XT2, CF1, RES
Output disable
2.5-5.5 0.3VDD +0.7 2.5-5.5 0.3VDD +0.7 2.5-5.5 0.3VDD +0.7
VDD
VIH(2) VIH(3)
Output disable Output disable
12.5 VDD
VIH(4) VIH(5) VIH(6) VIH(7) Input low voltage VIL(1) VIL(2)
Output P-channel Tr. OFF Output disable Output disable
2.5-5.5 0.33VDD +1.0 2.5-5.5 0.75VDD 2.5-5.5 0.9VDD 2.5-5.5 0.75VDD
VDD VDD VDD VDD 0.15VDD +0.4 0.1VDD +0.4
Output disable Output disable
2.5-5.5 2.5-5.5
VSS VSS
VIL(3) VIL(4) VIL(5) VIL(6) Operation cycle time tCYC
Output P-channel Tr. OFF Output disable Output disable
2.5-5.5 2.5-5.5 2.5-5.5 2.5-5.5 3.0-5.5 2.5-5.5
-35 VSS VSS VSS 0.294 0.735 0.1
0.2VDD 0.25VDD 0.8VDD -1.0 0.25VDD 200 200 10
MHz
s
External fEXCF(1) system clock frequency
CF1
*CF2 open circuit 3.0-5.5 *system clock divider set to 1/1 2.5-5.5 *external clock DUTY=505% *CF2 open circuit 3.0-5.5 *system clock 2.5-5.5 divider set to 1/2
0.1
4
0.2 0.2
20 8
14/27
LC876980B/72B/64B
Parameter Oscillation stabilizing time period (Note 2)
Symbol FmCF(1) FmCF(2)
Pins CF1, CF2 CF1, CF2
VDD[V] 10MHz ceramic resonator 3.0-5.5 oscillation
Refer to figure 1
Conditions
min.
typ. 10 4
Limits max.
unit MHz
4MHz ceramic resonator oscillation
Refer to figure 1
2.5-5.5
FmRC FsX'tal
XT1, XT2
RC oscillation 32.768kHz crystal resonator oscillation
Refer to figure 2
2.5-5.5 2.5-5.5
0.3
1.0 32.768
2.0 kHz
(Note 1) Re-writeable on board VDD4.5[V]. (Flash ROM version) (Note 2) The oscillation constant is shown in table 1 and table 2.
15/27
LC876980B/72B/64B
3. Electrical characteristics / Ta=-30C to +70C, VSS1=VSS2=0V
Parameter Input high current Symbol IIH(1) Pins Ports 0, 3: N-ch open drain output Conditions *Output disable *VIN=12.5V (including OFF state leak current of the output Tr.) *Output disable *Pull-up resister OFF. *VIN=VDD (including OFF state leak current of the output Tr.) Limits VDD[V] 2.5-5.5 min. typ. max. 5 unit A
IIH(2)
*Port 0, 1, 3, 7, 8 *PWM2, PWM3
2.5-5.5
1
IIH(3)
S16 to S51 *When configured as an (Port C, D, E, F, G) input port *VIN=VDD
RES
2.5-5.5
60
IIH(4) IIH(5)
VIN=VDD *When configured as an input port *VIN=VDD VIN=VDD VIN=VBIS+0.5V (VBIS : Bias voltage) *Output disable *Pull-up resister OFF. *VIN=VSS (including OFF state leak current of the output Tr.) VIN=VSS *When configured as an input port *VIN=VSS VIN=VSS VIN=VBIS-0.5V (VBIS : Bias voltage) IOH=-1.0mA IOH=-0.5mA IOH=-0.1mA IOH=-0.4mA IOH=-20.0mA IOH=-10.0mA *IOH=-1.0mA *IOH at any single pin is not over 1mA.
2.5-5.5 2.5-5.5
1 1
XT1, XT2
IIH(6) IIH(7) Input low current IIL(1)
CF1 P87/AN7/MICIN weak signal input *Port 0, 1, 3, 7, 8 *PWM2, PWM3
2.5-5.5 4.5-5.5 2.5-4.5 2.5-5.5 4.2 1.5 -1 8.5 5.5
15 15 10
IIL(2) IIL(3)
RES
2.5-5.5 2.5-5.5
-1 -1
XT1, XT2
IIL(4) IIL(5) Output high VOH(1) voltage VOH(2) VOH(3) VOH(4) VOH(5) VOH(6) VOH(7)
CF1 P87/AN7/MICIN weak signal input *Port 0,1,3: CMOS output option *PWM2, PWM3 Port 71, 72, 73 S0/T0 to S15/T15
2.5-5.5 4.5-5.5 2.5-4.5
-15 -15 -10 -8.5 -5.5 -4.2 -1.5 V
4.5-5.5 VDD-1 3.0-5.5 VDD-1 2.5-5.5 VDD-0.5 2.5-5.5 VDD-1 4.5-5.5 VDD-1.8 3.0-5.5 VDD-1.8 2.5-5.5 VDD-1
VOH(8) VOH(9) VOH(10)
S16 to S51
IOH=-5.0mA IOH=-2.5mA *IOH=-1.0mA *IOH at any single pin is not over 1mA.
4.5-5.5 VDD-1.8 3.0-5.5 VDD-1.8 2.5-5.5 VDD-1
16/27
LC876980B/72B/64B
Parameter Output low voltage Symbol VOL(1) VOL(2) VOL(3) VOL(4) VOL(5) VOL(6) VOL(7) Pull-up resistor Output offleak current Rpu IOFF(1) IOFF(2) Resistance of Rinpd the low level hold Tr. Pull-down Rpu resistor S16 to S51 *Port 7, 8 *XT2 Port 0, 1, 3, 7 S0/T0 to S15/T15, S16 to S51 Pins Conditions IOL=10mA IOL=5mA IOL=1.6mA Limits typ. Max. 1.5 1.5 0.4 1.5 1.5 0.4 0.4 15 25 -1 -30 200 k 40 70 70 150 A
VDD[V] 4.5-5.5 3.0-5.5 2.5-5.5 4.5-5.5 3.0-5.5 2.5-5.5 2.5-5.5 4.5-5.5 2.5-4.5 2.5-5.5 2.5-5.5 2.5-5.5
min.
unit
Port 0, 1, 3
V
PWM2, PWM3
IOL=5mA IOL=2.5mA IOL=1mA IOL=1mA VOH=0.9VDD *Output P-ch Tr. OFF *VOUT=VSS *Output P-ch Tr. OFF *VOUT=VDD-40V *Output P-ch Tr. OFF
k
*Pull-down
resistor
*S0/T0 to S15/T15 *S16 to S47 *Port 1, 7 * RES Port 87 weak signal input All pins
*Output P-ch Tr. OFF *VOUT=3V *Vp=-30V
5.0
60
100
200
Hysteresis voltage
VHIS(1) VHIS(2)
2.5-5.5 2.5-5.5 *f=1MHz *All other terminals connected to VSS. *T a =25C 2.5-5.5
0.1VDD 0.1VDD 10
V
Pin capacitance
CP
pF
Input sensitivity
Vsen
Port 87 weak signal input
2.5-5.5 0.12VDD
Vpp
17/27
LC876980B/72B/64B
4. Serial input/output characteristics / Ta=-30C to +70C, VSS1=VSS2=0V
Parameter Cycle Time Low Level pulse width High Level pulse width Cycle Time Low Level pulse width High Level pulse width Cycle Time Low Level pulse width High Level pulse width Cycle Time Symbol tSCK(1) tSCKL(1) tSCKLA(1) tSCKH(1) tSCKHA(1) tSCK(2) tSCKL(2) tSCKH(2) tSCK(3) tSCKL(3) tSCKLA(2) tSCKH(3) tSCKHA(2) tSCK(4) tSCKL(4) tSCKH(4) tsDI SI0(P11), SI1(P14), SB0(P11), SB1(P14) *Measured with respect to SI0CLK leading edge. *Refer to figure 6 SCK1(P15) SCK0(P12) *CMOS output option *Refer to figure 6 SCK1(P15) Refer to figure 6 Pins SCK0(P12) Conditions Refer to figure 6 VDD[V] 2.5-5.5 2.5-5.5 2.5-5.5 2.5-5.5 2.5-5.5 2.5-5.5 2.5-5.5 2.5-5.5 2.5-5.5 2.5-5.5 min. 4/3 2/3 2/3 2/3 5 2 1 1 4/3 1/2 3/4 1/2 2 2 1/2 1/2 0.03 0.05 0.1 0.03 0.05 0.1 1/3 tCYC +0.05 1/3 tCYC +0.15 s tCYC tSCK tSCK Limits typ. max. unit tCYC
Serial clock
Input clock
SCK(P12) SI0 SCK(P12) SI0
*CMOS output option *Refer to figure 6
2.5-5.5 2.5-5.5 2.5-5.5 2.5-5.5 2.5-5.5 2.5-5.5 4.5-5.5 3.0-4.5 2.5-3.0 4.5-5.5 3.0-4.5 2.5-3.0 3.0-5.5
Serial input
Output clock
Low Level pulse width High Level pulse width Data set-up time Data hold time
thDI
Serial output
Output delay time
tdDO
SO0(P10), SO1(P13), SB0(011), SB1(P14)
*Measured with respect to SI0CLK trailing edge. *When port is open drain: Time delay from SI0CLK trailing edge to the SO data change. *Refer to figure 6
2.5-3.0
18/27
LC876980B/72B/64B
5. Pulse input conditions / Ta=-30C to +70C, VSS1=VSS2=0V
Parameter High/low level pulse width Symbol Pins Conditions VDD[V] tPIH(1) INT0(P70), tPIL(1) INT1(P71), INT2(P72), INT4(PWM2, PWM3, P32, P33), INT5(P34 to P37) tPIH(2) INT3(P73) tPIL(2) (Noise rejection ratio set to 1/1.) tPIH(3) INT3(P73) tPIL(3) (Noise rejection ratio set to 1/32.) tPIH(4) INT3(P73) tPIL(4) (Noise rejection ratio set to 1/128.) tPIH(5) MICIN(P87) tPIL(5) tPIH(6) NKIN(P72) tPIL(6) tPIL(7) RES *Interrupt acceptable 2.5-5.5 *Events to timer 0, 1 can be input. min. 1 typ. Limits max. unit tCYC
*Interrupt acceptable 2.5-5.5 *Events to timer 0 can be input. *Interrupt acceptable 2.5-5.5 *Events to timer 0 can be input. *Interrupt acceptable 2.5-5.5 *Events to timer 0 can be input. Weak signal detection 2.5-5.5 counter enabled High speed clock counter countable Reset possible 2.5-5.5 2.5-5.5
2
64
256
1 1/12 200 s
6. AD converter characteristics / Ta=-30C to + 70C, VSS1=VSS2=0V
Parameter Resolution Absolute precision Conversion time Symbol N ET tCAD Pins AN0(P80) to AN7(P87), AN8(P70), AN9(P71), AN10(XT1), AN11(XT2), AN12(P36), AN13(P37) Conditions Limits VDD[V] 3.0-5.5 (Note 3) AD conversion time = 32 x tCYC (ADCR2=0) (Note 4) 3.0-5.5 4.5-5.5 15.62 (tCYC= 0.488s) 23.52 (tCYC= 0.735s) 18.82 (tCYC= 0.294s) 47.04 (tCYC= 0.735s) VSS min. typ. 8 1.5 97.92 (tCYC= 3.06s) 97.92 (tCYC= 3.06s) 97.92 (tCYC= 1.53s) 97.92 (tCYC= 1.53s) VDD 1 -1 V A max. unit bit LSB s
3.0-5.5
AD conversion time = 64 x tCYC (ADCR2=1) (Note 4)
4.5-5.5
3.0-5.5
Analog input voltage range
VAIN VAIN=VDD VAIN=VSS
3.0-5.5 3.0-5.5 3.0-5.5
Analog port input IAINH current IAINL
(Note 3) Absolute precision not including quantizing error (1/2 LSB). (Note 4) Conversion time means time from executing AD conversion instruction to loading complete digital value to register.
19/27
LC876980B/72B/64B
7. Current dissipation characteristics / Ta=-30C to +70C, VSS1=VSS2=0V
Parameter Current dissipation during basic operation (Note 5) Symbol Pins Conditions *FmCF=10MHz for Ceramic resonator oscillation *FsX'tal=32.768kHz for crystal oscillation *System clock: 10MHz *Internal RC oscillation stopped. *Divider set to 1/1 *CF1=20MHz for external clock *FsX'tal=32.768kHz for crystal oscillation *System clock: CF1 oscillation *Internal RC oscillation stopped. *Divider set to 1/2 *FmCF=4MHz Ceramic resonator oscillation *FsX'tal=32.768kHz for crystal oscillation *System clock: 4MHz *Internal RC oscillation stopped. *Divider set to 1/1 *FmCF=0Hz (No oscillation) *FsX'tal=32.768kHz for crystal oscillation *System clock: RC oscillation *Divider set to 1/2 *FmCF=0Hz (No oscillation) *FsX'tal=32.768kHz for crystal oscillation *System clock: 32.768KHz *Internal RC oscillation stopped. *Divider set to 1/2 IDDOP(1) VDD1= VDD2= VDD3= VDD4 VDD[V] min. 4.5-5.5 Limits typ. max 10.5 25 unit mA
3.0-4.5
5.2
20
IDDOP(2)
4.5-5.5 3.0-4.5 4.5-5.5
13 6 5
30 20 15
IDDOP(3)
2.5-4.5
2.5
8
IDDOP(4)
4.5-5.5 2.5-4.5 4.5-5.5 2.5-4.5
0.7 0.35 35 16
7 4 140 70 A
IDDOP(5)
20/27
LC876980B/72B/64B
Parameter Current dissipation HALT mode (Note 5) Symbol Pins Conditions HALT mode *FmCF=10MHz for Ceramic resonator oscillation *FsX'tal=32.768kHz for crystal oscillation *System clock : 10MHz *Internal RC oscillation stopped. *Divider: 1/1 HALT mode *CF1=20MHz for external clock *FsX'tal=32.768kHz for crystal oscillation *System clock : CF1 oscillation *Internal RC oscillation stopped. *Divider 1/2 HALT mode *FmCF=4MHz for Ceramic resonator oscillation *FsX'tal=32.768kHz for crystal oscillation *System clock : 4MHz *Internal RC oscillation stopped. *Divider: 1/1 HALT mode *FmCF=0Hz (When oscillation stops.) *FsX'tal=32.768kHz for crystal oscillation *System clock : RC oscillation *Divider: 1/2 HALT mode *FmCF=0Hz (When oscillation stops.) *FsX'tal=32.768kHz for crystal oscillation *Internal RC oscillation stopped. *System clock : 32.768kHz *Divider: 1/2 HOLD mode *CF1=VDD or open circuit (when using external clock) Date/time clock HOLD mode *CF1=VDD or open circuit (when using external clock) *FsX'tal=32.768kHz for crystal oscillation Limits max. 10
IDDHALT(1) VDD1= VDD2= VDD3= VDD4
VDD[V] 4.5-5.5
min.
typ. 3.5
unit mA
3.0-4.5
1.6
6
IDDHALT(2)
4.5-5.5
4.5
11
3.0-4.5 4.5-5.5
2.0 1.6
7 4.5
IDDHALT(3)
2.5-4.5
0.7
3
IDDHALT(4)
4.5-5.5
350
1200
A
2.5-4.5
160
500
IDDHALT(5)
4.5-5.5
22.0
80
2.5-4.5
8.2
45
Current dissipation HOLD mode Current dissipation Date/time clock HOLD mode
IDDHOLD(1) VDD1
4.5-5.5 2.5-4.5 4.5-5.5 2.5-4.5
0.05 0.01 17.5 6.0
20 15 70 40
IDDHOLD(2) VDD1
(Note 5) The currents of the output transistors and the pull-up MOS transistors are ignored.
21/27
LC876980B/72B/64B
Main system clock oscillation circuit characteristics The characteristics in the table bellow is based on the following conditions: 1. Use the standard evaluation board SANYO has provided. 2. Use the peripheral parts with indicated value externally. 3. The peripheral parts value is a recommended value of oscillator manufacturer.
Table 1. Main system clock oscillation circuit characteristics using ceramic resonator(with Rf=1M)
Circuit parameters Frequency Manufacturer Oscillator CSTLS10M0G53-B0 CSTCE10M0G52-R0 CSTLS4M00G53-B0 CSTCR4M00G53-R0 Operating Oscillation supply stabilizing time C1 C2 Rd1 voltage range Typ Max V pF pF S S (15) (10) (15) (15) (15) (10) (15) (15) 470 470 1.0k 1.5k 3.0~5.5 3.0~5.5 2.5~5.5 2.5~5.5 0.05 0.05 0.05 0.07 0.25 0.25 0.25 0.30 Notes
10MHz 4MHz
MURATA MURATA
Built-in C1,C2 Built-in C1,C2
The oscillation stabilizing time is a period until the oscillation becomes stable after VDD becomes higher than minimum operating voltage. (Refer to Figure4)
Sub system clock oscillation circuit characteristics The characteristics in the table bellow is based on the following conditions: 1. Use the standard evaluation board SANYO has provided. 2. Use the peripheral parts with indicated value externally. 3. The peripheral parts value is a recommended value of oscillator manufacturer
Table 2. Subsystem clock oscillation circuit characteristics using crystal oscillator
Frequency Manufacturer Oscillator Operating Oscillation supply voltage stabilizing time range C3 C4 Rf Rd2 Typ Max V pF pF S S Circuit parameters Notes
Applicable CL value = 12.5pF The oscillation stabilizing time is a period until the oscillation becomes stable after executing the instruction which starts the sub-clock oscillation or after releasing the HOLD mode. (Refer to Figure4)
32.768kHz SEIKO EPSON
MC-306
18
18
10M 560k
2.5~5.5
1.0
3.0
(Notes) * Since the circuit pattern affects the oscillation frequency, place the oscillation-related parts as close to the oscillation pins as possible with the shortest possible pattern length.
CF1 Rf
CF2 Rd1
XT1 Rf C3
XT2
Rd2 C4
C1
CF
C2
X'tal
Figure 1
Ceramic oscillation circuit (Rf=1M)
Figure 2
Crystal oscillation circuit
22/27
LC876980B/72B/64B
0.5VDD
Figure 3
AC timing measurement point
VDD Power Supply Reset time RES VDD limit 0V
Internal RC oscillation tmsCF CF1,CF2 tmsXtal XT1,XT2
Operation mode
Unfixed
Reset
Instruction execution
Reset time and oscillation stable time
HOLD release signal
Without HOLD Release signal
HOLD release signal VALID
Internal RC oscillation tmsCF CF1,CF2 tmsXtal XT1,XT2
Operation mode
HOLD
HALT
HOLD release signal and oscillation stable time
Figure 4
Oscillation stablization time
23/27
LC876980B/72B/64B
VDD
RRES
RES CRES
(Note) Set CRES, RRES values such that reset time exceeds 200s.
Figure 5
Reset circuit
SIOCLK
DATAIN
DI0
DI1
DI2
DI3
DI4
DI5
DI6
DI7
DI8
DATAOUT
DO0
DO1
DO2
DO3
DO4
DO5
DO6
DO7 Data RAM transmission period (only SIO0)
DO8
tSCK tSCKL SIOCLK tsDI DATAIN tdDO DATAOUT thDI tSCKH
Data RAM transmission period (only SIO0) tSCKLA SIOCLK tsDI DATAIN tdDO DATAOUT thDI tSCKHA
Figure 6
Serial input / output test condition
24/27
LC876980B/72B/64B
tPIL
tPIH
Figure 7
Pulse input timing condition
25/27
LC876980B/72B/64B
Differences between LC876900 series and LC876700 series
Function On-chip frequency variable RC oscillation circuit Timer 1 Timer 67 LC876900 series None LC876700 series On-chip Oscillation circuit
SIO0
ADC
On-chip 8-bit prescaler On-chip toggle output P06/T6O (Timer 6 with toggle output) P07/T7O (Timer 7 with toggle output) Can be stopped and started when communicating data consecutively for each byte. (Can read out communicated byte number.) Analog reference voltage can be selected from VDD1 or VDD2. On-chip two channels of 12-bit periodic variable PWM. On-chip clock output. (Can be selected from system clock and sub clock.) P05/CKO (clock output) Can be used as general output port. (Nch-open drain) LC876900 series PWM2/INT4/T1IN PWM3/INT4/T1IN P36/INT5/T1IN/AN12 P37/INT5/T1IN/AN13 P72/INT2/T0IN/NKIN P73/INT3/T0IN VP (VFD power supply) P05/CKO P06/T6O P07/T7O
On-chip no prescaler On-chip no toggle output
PWM2, PWM3 Clock output
Can't be stopped and started when communicating data consecutively for each byte. Analog reference voltage can't be selected from VDD1 or VDD2. Fixed VDD1. None
XT2 port output
Pin Assignment 3 Pin 4 Pin 9 Pin 10 Pin 28 Pin 29 Pin 51 Pin 92 Pin 93 Pin 94 Pin
LC876700 series P30/INT4/T1IN P31/INT4/T1IN P36/INT5/T1IN P37/INT5/T1IN P72/INT2/T0IN/NKIN/AN12 P73/INT3/T0IN/AN13 FIX0 (Test Pin) P05 P06 P07 LC876700 series On-chip no pull-down resistor
PortOption LC876900 series S0S31 S32S47 On-chip pull-down resistor (fixed) Pull-down resistor can be On-chip for each bit by Mask Option. Read-Only Memory (Flash ROM) product isn't On-chip Pull-down resistor.
Operating supply voltage range Operating supply voltage range / Operation cycle time
LC876900 series Flash / Mask 3.0 to 5.5[V] 0.294sTcyc200s 2.5 to 5.5[V] 0.735sTcyc200s Flash ROM version Except writing on-board (VDD4.5V)
LC876700 series Flash 4.5 to 5.5[V] 0.294sTcyc200s Mask 4.5 to 6.0[V] 0.294sTcyc200s
26/27
LC876980B/72B/64B
This catalog provies information as of September 2003. Specifications and information herein are subject to change without notice
PS 27/27

▲Up To Search▲

Price & Availability of LC876980B

	To Download LC876980B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .